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The design, simulation, fabrication, and testing of a complete 
monolithic four-quadrant analog multiplier is discussed in this 
• a 
thesis. The analog multiplier circuit comprises a Band-Gap-
Reference voltage source with an external bias metal film 
resistor to reduce the circuit's temperature dependence, a 
standard Gilbert multiplie~ cell with a current-to-voltage 
converter and pre-distortion circuits to increase the dynamic 
range, and an operational amplifier to provide the desired 
output voltage and current swings as well as low output 
impedance. The circuit simulation was done on the AT&T Bell 
Labs' VAX mainframe, using the ADVICE software package (AT&T 
Bell Labs' modified version of the well-known SPICE simulation 
package from University of California, Berkeley). The complete 
simulation involved DC characterization, AC response, 
fabrication process variation, power supply variation, and 
temperature variation studies. The fabrication of the complete 
analog multiplier involved two-level wiring of AT&T Bell Labs' 
pre-fabricated LA200 UHF Linear Array. This linear array 
features a high-frequency complementary bipolar process, CBIC-
u, in which the vertical pnp transistors have an ft of 2.5GHz 
to provide comparable performance to the 4GHz vertical npn 
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results of the Band-Gap-Reference matched very well with 
simulation results, but there were problems in the multiplier 
core and opamp circuits due to low current gains of the pnp 
transistors. Based on the simulations and DC testing tesults, 
the four quadrant analog multipliet exhibits a total error of 
·less th.ari +2% of full scale over the entire operating 
temperature range (-15°C to +85°C), with a scale factor 
temperature coefficient of +14ppm/°C. The circuit is designed 
·" 
• 
to operate with +5V and -~V supplies, +JV input dynamic range, 
and +2V output swing. The 1% absolute-error band:-width is 





















Many circuit functions required in communication systems 
comprise different forms of modulators [1-2]. Modulators 
belong to a general class of circuits with multiple ports, 
where a control signal applied to one input port can modify, or 
modulate, the signal flow of the signal from the sec0nd input 
to the output. In a generalized modulator, the output signal 
Vo(t) is related to the input signals by an arbitrary transfer 
function F(t) as 
Vo (t) = F [Vl (t), V2 (t)] (1.1) 
' Figure ,1.1 shows a conceptual description of such a system in a 
black-box form. 
- Modul.ator 
' / , 
Vl (t) Vo(t) 
I 
,\ 
Vo (t) -- F [ Vl ( t) , V2 ( t) J V2 (t) 
FIGURE 1.1. Generalized modulator 
A less general but more useful class of modulators are the so-
called product modulators, ,where the output is a product of two 
arbitrary functions Fl and F2 related to each of the two 
1 











Vo(t) = Fl[Vl(t)J * F2[V2(t)J 
\_ I 
,. ( 1. 2) 
I I I .~ I The product-type transfer character1st1cs-g1ven in Equation 
(1.2) are obtained when a circuit contains a single well-
defined signal path from one input to output, where the signal 
transmission through this entire path can be controlled. A , 
special case of the p~oduct modulator arises when the transfer 
fttnctions Fl and F2 are linearly proportional to the inputs, 
that is, 
Fl(Vl) =Cl* Vl(t) and F2(V2) = C2 * V2(t) ( 1. 3) 
where Cl and C2 are gain constants. This results in a transfer 
characteristic of the form 
,Vo(t) = ClC2Vl(t)V2(t) = CVl(t)V2(t) 
with C =Cl* C2 
( 1. 4) 
( 1. 5) 
where the output is proportional to the linear product of the 
I 
two input voltages. A circuit having this property is called 
an analog multiplier. In most applications, it is also 
required that the output voltage Vo(t) conserve the polarity e; 
relationship between the two inputs such that each of the 
inputs can be ei tl1er positive or negative, and the output would 
be of the proper polarity implied by Equation (1.4). A 
multiplier which has this property is called a four-quadrant 
analog multiplier. 
An ideal four-quadrant multiplier would per.~!ly satisfy 
. ? 
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,,_ 
Equation (1.4) for any values of Vl(t) and V2(t), and produce 
4-
an output with the correct algebraic sign. Ideally, there 
I 
would be no limitation on the rat}ior variation of either 
input. All practical multipliers suffer from one or more of 
the following shortcomings [3-6]: 
1. A nonlinear dependence on one or both of the inputs. 
2. A residual response to one input when the other is set 
at zero. 
3. An equivalent de offset on one or both of the inputs. 
4. A de offset on the output. 
5. A scaling constant that varies with temperture and/or 
supply voltages. 
6. A limited rate of response. 
I 
'' Since an analog multiplier deals with two separate input 
variables Vl(t) and V2(t) for a given output Vo(t), its 
operating characteristics cannot be as readily defined as a 
single-input system such as aQoperational amplifier. Instead, 
a number of separate gain and off t parameters need to be 
defined to describe the performanfe/characteristics of a 
( 
non-ideal multiplier. In a prac~~al multiplier circuit, 
. ~- ' ' output Vo(t) 1s related to any one- 1 of the inputs Vl(t) and 
V2(t) by a generalized expression of the form: 
Vo= CV1V2 + [ClVl + C2V2 +Co]+ f(Vl,V2) 
where only the first term in Equation (1.6) is the ideal 
the 
( 1. 6) 
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··.-·f 
,, ' 
The constants Cl, C2 and Co are known as the input 1, input 2, 
. 
and output offset constants of the multiplier, respectively . 
. 
Ideally, with any one of the inputs equal to zero, the output 
-...... , .· b ' 
f .. ,.·t 
must be zero for all values of the input. The offset constants 
Cl, C2, and Co define the amount of deviation !ram this ideal 
condition. Co is the measure of the output's offset voltage 
with both Vl and V2 O; Cl and C2 are the offset voltages 
{ associated with the Vl and V2 inputs. Assuming that the 
nonlinearities are small, Cl and C2 correspond to the change of 
the multiplier offset voltage per unit change of Vl ,or V2, with 
the other input held at zero. Thus in a high-accuracy 
multiplier system, at least four adjustments are needed to set 
the multiplier gain C and to null out the three offset 
< ~,· ... 
constants. The last term in Equation (1.6) represents the 
amount of deviation from linearity at the output which is 
irreducible under any combination of input values or gffset 
'-adj us tmen ts. This is called the feedthrough or nonlinearity 
error. 
'\ 
Similar to an operational amplifier, the analog multiplier 
' forms a versatile building block for performing a number of 
mathematical operations, such as multiplying, dividing, 
squaring, and square-root extraction. In most of these 
applications, it is used in conjunction with an operational 
• 
amplifier to complement its functionality. Figure 1.2 outlines 
- -- ----- - -·-- --- --
,·.,. 
-, 
Vx ,X _ 































Figure 1.2 Some applications of analog multiplier in 
analog computations: (a) Multiplication; (b) Squaring; f 
(c) Division; (d) Square-root generation; (e) Mean-square 
calculation. [ 1] 
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some of the applications of an analog multiplier in performing 
basic mathematical, operations. 
In addition t~ performing multiplication or division, an analog 
multiplier can.also function as FM detector, phase comparitor, 
synchronous detector, amplitude modulator, and mixer [6-7]. In 
many of these applications, neither linearity nor the four-
quadrant capability are required. For these less demanding 
applications, the necessary circuit configuration can be 
greatly simplified. 
There are various technologies available to implement the 
multiplier circuitry [8-12]. This thesis focuses on the theory J 
and the design of a complete four-quadrant analog multiplier 
using the complementary bipolar technology. The fabrication of 
the device was done on the AT&T Bell Labs LA200 UHF Linear 
Array. Simulations using the ADVICE simulator, and DC testing 
on the wafer level, characterize the properties of the 
multiplier. Chapter 2 describes the theory and circuit 
configuration of the complete analog multiplier. Chapter 3 
focuses on the comprehensive simulations using ADVICE. Chapter 
4 details the custom wiring and fabrication of the multiplier ~ 
using the LA200 UHF Linear Array. Chapter 5 discusses the 
partial measurements of the device. Chapter 6 provides the 










ANALOG MULTIPLIER CIRCUIT DESIGN & THEORY 
The complete four-quadrant analog multiplier (Figure 2.1) 
comprises a temperature-independent Band-Gap-Reference biasing 
circuit, a standard Gilbert multiplying cell with pre-
distortion and current-to-voltage converter circuitry, and a 
complete operational amplifier configured as a differential 
amplifier. The following sections will discuss the theory and 
design details of each subcircuit. 
2.1 Band-Gap-Reference Biasing Circuit (Figure 2.2) 
As will be shown later in this chapter, the multiplier 
scale constant is highly dependent on the bias currents of the 
Gilbert multiplier cell. It is essential that these currents 
',, 
~---·------rem a in constant for a wide range of temperatures so that the 
temperature coefficient of the multiplier scale constant can be 
minimized. The Band-Gap-Reference circuit provides the voltage 
reference which, in theory, has a zero temperature coefficient. 
In conjunction with a low external metal film resistor RIX, the 
bias currents can be kept at a very low temperature coefficient 
of less than lOOppm/degree C. By inpecting the Band-Gap-
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some of the applications of an analog multiplier in performing 
basic mathematical operations. 
In addition to·performing multip-lication or division, an analog 
mu~tiplier can also function as FM detect-0r, phase comparitor, 
synchronous detector, amplitude modulator, and mixer [6-7]. In 
many of these applications, neither linearity nor the four-
·quadrant capability are required. For these less demanding 
applications, the necessary circuit configuration can be 
greatiy simplified. 
There are various technologies available to implement the 
multiplier circuitry ( 8-12]. This thesis focuses 07h.e theory 
and the design of a complete four-quadrant analog multiplier 
using the complementary bipolar technology. The fabrication·of 
the device was done on the AT&T Bell Labs LA200 UHF Linear 
Array. Simulations using the ADVICE simulator, and DC testing 
on the wafer level, characterize the properties of the 
multiplier. Chapter 2 describes the theory and circuit 
configuration of the complete analog multiplier. Chapte:r- 3 
focu?es on the comprehensive simulations using ADVICE. Chapter 
4 details the custom wiring and fabrication of the multiplier 
using the LA200 UHF Linear Array. Chapter 5 discusses the 
partial measurements of the device. Chapter 6 provides the 















ANALOG MULTIPLIER CIRCUIT DESIGN & THEORY 
The complete four-quadrant analog multiplier (Figure 2.1) 
comprises a temperature-independent Band-Gap-Reference biasing 
circuit, a standard Giibert multiplying cell with pre-
distortion and current-to-voltage converter circuitry, and a 
complete operational amplifier configured as a di~ferential 
"" 
amplifier. The following sections will disc~ss the theory and 
design details of each subcircuit. 
2.1 Band-Gap-Reference Biasing Circuit (Figure 2.2) 
As will be shown later in this chapter, the multiplier 
scale constant is highly dependent on the bias currents of the 
' , 
Gilbert multiplier cell. It is ess~ntial tha\ these currents 
remain constant for a wide range of temperatures so that the 
temperature coefficient of the multiplier scale constant can be 
minimized. The Band-Gap-Reference circuit provides the voltage 
- reference which, in theory, has a zero temperature coefficient. 
/ 
In conjunction with a ·tow external metal film resistor RIX, the 
bias currents can be kept at a very low temperature coefficient 
of less than lOOppm/degree C. By inpecting the Band-Gap-
Reference in Figure 2.2, we can see that: 
7 
; \, 
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FIGURE 2.2 Band-Gap-Reference and Current Mirrors 
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,. VBE46 = VBE47 ·+ IC47 * R34 = VBE45 + IC45 * R35 ( 2. 1) 
, The current mirror set up by Q4, Q3, R38, and R37 enables 
IC8 = IC45 therefore, 
VBE8 = VBE45 + IC45 * R35 (2.2) 
Since R34 = R35 = lK, and by substituting Equation 2.2 into 
Equation 2.1, we can obtain the relation: 
VBE46 = VBE8 
Letting the voltage drop across R34 be VR34, 
VR34 = VBE46 -VBE47 = IC47 * R34 
We also have the relationships 
( 2 • 3) 
we have 
\ ) ( 2 • 4) 
VBE46 - VT ln (IC46/Is) ( 2 • 5) \-, 
VBE47 - VT ln (IC47/Is) (2.6) J 
where VT= kT/q 
IC46 - (VBG -VBE46) A R36 
IC47 - (VBG -VBE47) / R40 
( 2 . 7) 
( 2 • 8) 
where VBG is the reference voltage at node 5. Combining the 
Equations 2.3 to 2~8, we can derive: 
f 
VR34 = VBE46 -VBE47 = VT ln (R40/R36) 
From Equation 2.4, IC47 can determined 
' IC47 = VR34/R34 = l/R34 * VT ln (R40/R36) 
The reference voltage VBG a-t;. node 5 is: 
VBG = IC47 * R40 + VBEB 
( 2 • 9) 
(2.1.0) 
(2.11) 
Substitute Equations 2.3 and 2·~10 into Equation 2.11, we obtain 
the expression: 
VBG - (R40/R34) * VT ln (R40/R36) + VBE46 (2.12) 
I 0 
-- ·-- ' 
•· 
• 










Since VT has a positive temperature coefficient while VBE46 has 
/ 
a negative tern~erature 65efficient, and the resistor ratios are 
temperature independJ~nt, Equation ( 2 . 12) can be minimized to 
have a zero temp·erature coeffient, 
dVref/dT - dVT/dT*(R40/R34)ln(R40/R36) 
+ dVBE46/dT - 0 
Assuming dVBE46(on)/dT - -2mV/ C [13], and also 
dVT/'dT = K/q = 8. 862E-5 ev / °C 
We have, 
(R40/R34)ln(R40/R36) = .002/.00008862 = 22.57 




determined.in order to have a zero temperature coefficient 
voltage reference. The Band-Gap-Reference circuit also has the 
standard start-up circuit consisting of Ql, Q2, Q44 and Rll. 
' \ The symmetrical circuit consisting of Q48, Q49, QSO, Q51, R39, 
and R39 provides the current drive and output buffer at node 11 
or Vref. Assuming: 
VBE46(on) = 650mV, VT= 26mV 
and t'Je resistors are set at, 
R40 - lOK 
R36 - lK 
R34 - lK 
'· 
The band gap voltage VBG can be calculated using Eq. (2.12), 
. 
VBG = Vref = (10K/lK)*ln(lOK/1K)*26 + 650 = 1,249 mV 
? 
With the external resistor RIX set a\ 1. 25K, 
II ,-=-1 













current is set at lmA. The standard current mirror circuits 
\ 
consisti 
~-\. ~ of Q6, Q7, QH2, QHl, Q9, QlO, Qll, Ql2, Q13, Q36, 
Q37, , RHl, RH2, · R4, . RS, R6 R7, R8, R2 0, and R2· 1 provide 
> 
the imp~rtant biasing currents for the multiplier core 
. /~ 
(Io=lmA) and the operatiinal amplifier (Iopampl=2mA). 
2.2 The Gilbert Multiplier Cell (Figure 2.3) 
' 
Figure 2.3 shows the circuit diagram of the Gilbert 
muliplier cell used in the complete analog multiplier. The 
circuit is based on the transconductance-multiplier 
architecture. The Gilbert cell consists of two differential 
voltage-to-current converters ( Q16, Q17, RAX, and Ql6, Q17, 
RB), a multiplier core (Ql8, Ql9, Q20, Q21, Q22, and Q23), and 
a differential current-to-voltage converter (Q26, Q27, Q28, 
Q29, Q30, Q31, Rl4, Rl5, R16, Rl7, Rl8, Rl9). 
To understand the theory behind the Gilbert multiplier, we 
first r~view the standard differential pair characteristic. 
From Figure 2.4, it can be shown [1-2] that, 
!Cl 
IC2 
IEE/ [l + exp(-Vi~/VT)J 
IEE/ [l + exp(Vid/VT)J 
(2.15) 
(2.16) 
By inspecting the circuit diagram in Figure 2.5, we can see 
that, 
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ICl - IEE/[1 + exp(-Vid/VT)J 
IC2 - IEE/[1 + exp(+Vid/VT)J 
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FIGURE 2.5 Pre-Distortion Circuit 
15 
•···oc··-·--------------~--------~ ___ _... . ,,-,.;;,~-· 
... , .... , :, ,.; . ·,.-r.l 
" ,, 
• 
IC19 = IC15 = Io - VA/RAX ,,. .... ,;... ( 2. 18) 
Vdl = VTln(IC18/Is) - VTln(IC19/Is) (2.19) 
Substituting Equations 2.17 and 2.18 into Equation 2.19, we 
obtain the expression: ( 
Vdl = VT ln [(Io+ VA/RAX)/(Io ~ VA/RAX)] (2. 20) 
' The logarithmic voltage-generating diode-connected transistors 
Ql8, and Ql~ constitute the pre-distortion circuitry, which 
pre-condition the input voltage VA. This is done so that when 
Vdl is fed into the second stage, the natural exponential 
relationship between the collector current and the base-emitter 
voltage will undo the logarithmic property of Vdl yielding a 
linear relationship between the output and its inputs VA and 
VB. The voltage divider, R12 and R13, is used to bias the 
bases of Q18 and Q19 at lower voltage level in order to 
• increase the range of Vdl. 
Let Kl - 1/RAX and K2 - 1/RB, then from Figure 2.6, we can see 
that, 
IC20 - (Io + K2VB) I (1 + exp(-Vdl/VT) (2.21) 
Substituting Equation 2.20 into Equation 2.21, we have 
IC20 - (Io + K2VB) I [l + (Io - KlVA)/(Io + KlVA)J (2.22) 
In a similar fashion we can also determine 
IC21 - (Io + K2VB) I [1 + (Io + KlVA)/(Io - Kl VA) J (2.23) 
IC22 - (Io - K2VB) I [l + (Io + KlVA)/(Io - Kl VA) J (2.24) 
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Letting the differential current be Idiff, we have 
Idiff = (IC20 - IC24) + (IC22 - IC21) (2.26) 
Substituting Equations 2.22 to 2.25 into Equation 2.26 and 
simplifying the expression, we determine the Idiff to be 
Idiff =(2Kl*K2/Io) *VA* VB (2.27) 
Since Kl= 1/RAX and K2 - 1/RB, Equation 2.27 becomes: 
Idiff = (2/Io*RAX*RB) *VA* VB (2.28) 
The current mirror circuit consisting of Q26, Q27, Q30, Q28, 
Q29, Q31, R14, R18, R15, Rl6, R19, Rl7, R9, and RlO acts as 
both DC level shifter and current-to-voltage converter. The 
differential voltage across'node 31 and 32 is defined as 
Vd2 = Idiff * R9 = (2*R9/Io*RAX*RB) *VA* VB (2.29) 
The multiplier cell circuit is de~igned with an'external 
res·istor RAX so that, in addition to the variable bias current 
~" Io, the user can adjust for a wide range of scale constants. 
2.3 The Differential Operational Amplifier (Figure 2.7) 
In order to have more voltage swing as well as more current 
drive capability at the output, a standard operational 
amplifier (Figure 2.8) is used in the complete analog 
multiplier circuit. The opamp circuit consists of Q32, Q33, 











































R23, R24, R25, R26, R27, R28, .R29, R30, R31, R32, R33, and Cf . 
The opamp has a 150MHz unity-gain_bandwidth. Its detailed 
opera.'tion can b~ obtained from various text books [ 7 J • In this 
paper, I will not discuss its detailed workings, but rather 
focus on the ef.fec·t it has on the output when the opamp is 
configured as a differential amplifier with Vd2 as the 
differential input. 
In order to include the frequency dependence of the opamp, let 
us define A(f) as the frequency dependent open loop gain of the 
opamp. From Figure 2.8, we have 
Vi - -Vo/A(f) 
. ' 
Vy - Vi+ (Vl*R2)/(Rl+R2) 
From Equations 2.30 and 2.31, we have 
Vy·= -Vo/A(f) + (Vl*R2)/(Rl+R2) 
"' .. 
The current I • is: 
I= (V2-Vy)/Rl = [V2+Vo/A(f)-(Vl*R2)/(Rl+R2)]/Rl 
The output voltage 







Substituting Equations 2.32 and 2.33 into Equation 2.34 and 
solving for Vo, we have: 
Vo= -K * R2/Rl * (V2-Vl) (2.35) 
where 
K = 1/[l + 1/A(f) + R2/Rl*A(f)J (2.36) 
From this multiplier circuit, we have: 
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FIGURE 2.8 Differential OpAmp 




. . .-.-.. -.·, ,, ·- ... ,., .. ,' ti 
Rl = R32 = R33 
"' 
(V2-Vl) = Vdl 
Therefore, 
Vo= -K * R30/R33 * Vd2 (2.37) 
K = 1/[1 + 1/A(f) + R30/R33*A(f) (2.38) 
2.4 Complete Four-Quadrant Analog Multiplier (Figure 2.1) 1 
From Equations 2.29 and 2.37, the linear relationship 
between the output voltage Vo and its inputs VA and VB can be 
determined, 
Vo= -K * R30/R33 * 2/Io*RAX * R9/RB *VA* VB (2.39) 
For simplicity, let us assume that the open loop gain qf the 
opamp is large at low frequencies. In this case K (in Equation 
2.38) approximately equals unity, and Equation 2.37 becomes: 
" Vo= Scale Constant* VA* VB (2.40) 
where 
C = Scale Constant= 2/Io*RAX * R30/R33 * R9/RB (2.41) 
For this analog multiplier circuit, the resistors' values are 
set at, 
RJO - R31 - lK ohms 
R33 - R32 - 12.5K ohms 
RAX - RB - 5.5K ohms 
R9 = RlO - .5K ohms 







'!/ •,c·.~'··· . . . - -:'.-:.·, ...• 
Rl ·= R32 = R33 
(V2-Vl) = Vdl 
Therefore, 
Vo= -K * R30/R33 * Vd2 
K = 1/(1 + 1/A(f) + R30/R33*A(f) 
' 
• 
2.4 Complete Four-Quadrant Analog Multiplier (Figure 2.1) 




between the output voltage Vo and its inputs VA and VB can be 
determined, 
Vo= - )* ~30/R33 * 2/Io*RAX * R9/RB *VA* VB (2.39) 
. ) . . . For sim icity, let us assume that the open loop gain of the 
\ 
I 
opamp is:, large at low frequencies. In this case K ( in Equation 
( 
2. 3 8) approximately equals unity, and Equation 2. 3 7 becomes: 
Vo= Scq.J.__e Constant* VA* VB 
where 
I! 
C = Scale Constant= 2/Io*RAX * R30/R33 * R9/RB 
(2.40) 
(2.41) 
For this analog multiplier circuit, the resistors' values are 
set at, 
R30 - R31 - lK ohms 
R33 - R32 - 12.5K ohms 
,/---"RAX - RB - 5 . SK ohms 
l ·-..~ 
R9 = RlO - .SK ohms 
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The Scale Constant c-can be approximated to be: 






_/ At this stage, it is appropriate to mention the reasons for 
ch~sing the external resistors RIX and RAX. If possible, it 
would be best to design a complete functional circuit with no M_ 
add-on external components to minimize the number of brought-
out pins as well as to avoid the complexity caused by the ·, 
external components. In this multiplier circuit the trade-off 
between the circuit performance versus having external 
components dictates the use of external resistors RIX and RAX. 
The low temperature coefficient (-lOOppm/degree C) metal film 
external resistor RIX is chosen to minimize the temperature 
dependency of the whole circuit. It can also be adjusted to 
have the appropriate bias current Io. The silicon wafer 
fabrication process allows a maximum of 20% variation in actual 
resistor values. On-chip resistors R30, R33, R9, and RB are 
set up in ratios to zero out the effects of process variations. 
RAX is brought out so that the scale constant in Equation 2.41 
can remain independent of the process variation while adding to 
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The complete simulation of the four-quadrant analog multiplier 
was performed on AT&T Bell Labs' VAX computer system, using the 
'· 
ADVICE integrated circuit simulation software package. Since 
the device is fabricated using the AT&T Bell Lab's LA200 UHF 
Linear Array, the basic component models consist of a mixture 
of the actual measured parameters and assumed values. The 
analog multiplier is simulated in both chip and package forms, 
using two different input programs. The first input program, 
XBNO, is the chip form circuit description (Figure 3.la) used 
with ADVICE. It is used to perform DC operating point 
analysis, small signal characterization, de transfer function 
analysis, power supply variation analysis, and process 
variation analysis. The second input program, PBXNO, adds the 
• 'J;. 
16-pin DIP's parasitic inductances and capacitances (Figure 
3.lb), as well as the on-chip wiring capacitances. This input 
program is used to perform frequency response analysis, and 
temperature effects characterization. The listings of both 
input programs along with their component models are provided 
in Appendix A. The following sections will present the results 
//. 
,/ 
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3.1 DC Operating Point Analysis (XBNO) 
Setting both of the inputs VA and VB= O Volt, and the 
power supplies VSP = +5 Volts, VSN = -5 Volts, the de operating 
point analysis is completed in 248 iterations. The following 
,, 
pages present the complete listing of various_node voltages and 
currents. The ·~and-Gap-Reference circuit yields a VBG = -3.716 
Volts at node 11. This gives a reference voltage drop across 
RIX at 1.284 Volts. With RIX - 1.25K, the multiplier biasing 
currents are cal · lated. to be 
Io= IClO = I = IC12 = IC13 - 1.056 mA 
3.2 Small Signal Characterization (XBNO) 
The small signal analysis yields the input and output 
• 
impedances. Input resistances of VA and VB are 4.024E+05 and 
3.890E+05 ohms respectively. The output impedance i~ quite 
small l.568E-02 ohms. The attached output listing provides 
additional small-signal simulation results. 
3.3 DC Transfer Function Analysis (XBNO) 
The transfer function between the inputs VA, VB and the 
output Vout ,was generalized 
\ 
I 
\ Vout = CVAVB + [ClVA + C2VB 
) 
in Equation 1.6 







DC OPERATING ANALYSIS 
(VA - VB - 0 Volt) -~~-~ 
I aocf e "o l Lagee I 
' ' _...,..-,·, 
.,,='" Node Vol tag• Nod• Voltage Node Vol t.11ge Node 
· Vollage Node Vot~age 
(9 , e.ettttr+ee < I ) s.,eeeer+ee ( .. > -J.78t87£+tt (ti > -3. 71631E+lt < 12 ) 
-4.S7SStE+tl ~ ( 1 J > -4.S7JJ1£+tt ( 14 J -"4.'i7JJl£+81 < l 5 > -4.57:JJtE+ee C 16 ) 
- ... S7331£+ff (17 ) 
-1.12g4sr-t1 
).:l < 18 , -7.829'48E-ll <lV J 
-7,8J662E-e1 (2 ) 
-s.eetteE+ee (29 > -7.BJ662E-tl, <21 ) e.eeeeeE+ee 00 
(22 ) e.eee,er+ee (i?] ) e,tffttE+ee (2,4 } e.eeeet£+ee (25 ) J.29624E+M (26 ) J.1v&2'4£••• (27 l J, 98149£+99 (28 J 4,895S4E+te (29 ) ,J.4SC84E+8t (J ) 
-J.&tJ6tE+ee <Je ) J.4568-4£+88 
(JI I S.2269'4C-tl ('.Jl! ) !; • ?.;t'.'lc; I F'-fl I ( '.11 ) 2. '4:3J27E+te (34 ) 2.-43127[+18 <:JS , "4,89SS'4E+l1 
' 
(36 ) ,4. R91 '48F' +It (:17 } 4.B9t4tE+ee (38 ) 4,14797£+89 <JV ) 4.t4797E+ee (4 ) 
-4,2S6B8E+tt 
( .. , ) 4.91717[-tl ( '41 ) 4.92748[-tl (42 ) 4.S8239£+ee ('43 ) 1,JJS84E+H (44 ) 
-'4.tl t BGE+ee 
( '45 , _,,.·.21e1Jr+et ( .. , > -4.797t7f+8t ( 47 ) 
-4. 79.7S5E+te (48 > -6.3'4751E-t4 C "4V ) -8.347Sl£-t4 
(5 ) 
-3.69292£•88 (51 ) s.,s&G2E-e2 <Sl ) 4.S8tJ8E+ti ($2 , 6.9,41t5E-tl (53 ) 
-6.8JV'42£-tl 
' 
-2. 9392" +N 
(54 ) 
-1.1789eE-e2 <55 ) l .2J227£+tt csa ) l,2328tE+tt (57 ) 
-2.U3S3D£•et (68 ) 
' 
I 
' (59 > --4.29257£+89 CS ) 
-'4.2J365E+te (68 · ) 
-J.94JS4£+te ,,, ) l.1JS16E+89 (62 ) 
-4.93J'4,4E+H 
(63 ) -4.9-49116(+88 (64 ) 4.19657£+99 (6S ) 
-2.22,ssE+ff c,6 ) 
-4,8S8JlE+tt (67 ) 4,868g7E+tt 






reslat.or operal.1•1 pol•L• I 
.... curreat. volt.age power v1\ue 
Rl -2.358£-94 -•.,12 2.18t£-M s.e11t+e1 
RA 2,52JE-Z1 e.eee J,Sti?E-38 s.seeE+eJ 
RB e.eeeE+ee •.• ,. l,tttE+H S.Set[+IJ 
RHt J.e2SE-84 t .21e. 3,661£-84 •.eeeE .. 3 
RH2 2.984£-84 t.162 3.374E-t4 4.NtE+ll 
Rl t .136(-83. .... 14 4,294E-t4 ... ,eeE+el 
R2 1,861(-83 t.424 4.Stt£-t4 -1.ttec+e2 
RJ 7.771(-85 1.777 6,ll9C-IS 1.eeec+e4 
R4 1,lf;1f.-83 1.424 4.S1SE-t4 4.teeE+t2 
R'S 1,867[-93 1.427 4,552£-14 4.eeeE+t2 
, R6 1 • e6·1t:.-eJ , ... 21 4,SS2E-t4 4.eeeE+e2 
R7 1,067(-93 8,427 4,552£-14 4.899[+82 
RB 1,8G7E-8l 8,427 4,552[-14 ... ,eeE+t2 
R9 l ,14S£-eJ t,S22 S,457£-84 s.1eer+e2 
Rtt t.G4S(-83 8.S23 S.464(-14 s.eeeE+e2 ~ .. \ 
Rl t -8,514£-8-1 -8.514 7.24SE-t3 t.ff8[+14 
R12 t .019(-83 1. e1g l ,tJSE-83 t.tttE+tl 
Rl:J 9 r 
-• .. f.981 J,96JE-IJ 4.eeec+el R14 ,0'45E-
_,·-:: i:; . t .891£-84 1. eeeE+e2 Al~ ' t,086(-83 l,l~E-t4 1.,eeE+ta 
R16 1.0a6E-eJ , 189 l, l 7VE-14 1.eeeE+e2 
R17 1.845(-1:J I, 194 1,t91C-14 l,ttlE+tZ 
R 2,1J0C-t'4 8.85c l,81SE-81 4.eeer+eJ ; 
/"Rt9 2, 130(-0'4 e.ss2 1,SlSE-81 •.eeeE+eJ, ·' 
. R20 2.essE-eJ 9,418 8,729E-t-4 2.eeeE+e2 · 
R21 2.998E-93 e.42e 8,804C-t4 2.eeec+e2 
R22 2, 153(-83 •.Je6. 9.i?7tE-tJ 2.tt8E+eJ 
R~J -1, 836(-83 -e.1e1 1,t73E-t'4 1.eeeE+e2 
R24 -1 .eJeE-eJ -e.1eJ 1,962[-84 1.eeeE+e2 
R2S l ,014E-8J e.zeJ i?,tS7E-t1 2.eeeE+e2 
~-;! R26 1.e12c-eJ e.2e~ 2,1-49(-t-4 2.eeer+12 
Ri!7 1, 12~(-11 e.eee 1,26SE-31 1.eeeE-e2 
R28 -2. 0G0(-93 -e.es2 1.IGtF:-t-1 2.519E+tl 
R?.9 ?.,lt;Rf-83 4.316 9.314£-IJ 2.eeeE+eJ 
R:1A :1.863E-8S 8,IJl V,J851::-17 1.e8eE+tJ 
RJl 2,99Si:.-B~ e.eJe 1,967[•17 1,tltE+l3 
W3c J,942(-85 e.493 1,942£-tS t.258E+t-4 ,, 
RJJ 1,028E-85 e.se-4 2,128£'-tS l,2SIE+t4 
R34 S.994f-eS e.e6t J,SgJE-86 t.tt8E+t3 
RJ5 6.656E-85 •• ,67' 4.4JtE-t6 1.eeeE+IJ 
RJG 5.497E-e" t.511 2.924(-1-4 1. eeeE+tJ 
RJ'/ 6.~S2E-85 I, 131 I, S8SC-16 2,tllE+t:3 
R38 1.ea4c-es e. t42 l,tl4E-15 2.eeeE+t3 
RJ9 -7.S7SE-IS -8.758 S,739E-t5 1.eeeE+t-4 
R"e 5.997(-95 8,688 3,sgsE-es 1.eeeE+t4 
- , RIX 1,827(-83 1.28-4 1.J1sE-eJ 1.2seE+tJ 
' 
capaci~or op•r•~iag ,~1.1.. 
n••• curreat. volt.age power value 
CF e. 01'0E+ee -4,217 t.H9E+H J.eeeE-12 
CB 0.e0eE+ee 8.600 e.eeeE+ee s.eeeE-12 
CS1 e.e0eE+e0 s.eee ,.,eeE+te 1.teeE-te 
cs~ e.eeec+ee -s.eee e.100E:+tt 1.eeeE-tt 




! ) tad•pe•deai volt.age ao,rce operat119 "/ polat.• 
11aae curre11i. volt.1911 powtr 
UP 




-l ,097E-tS e.eee e.eeeE+et VAC 
-2. t36E-t5 e.eee e.eeeE+ee UBC 
-2.19SE-es e.eee e.teeE+ee 
volt.a9e-co~t.rolled,volt.a9e •o•rce o,.r,t.tag ,otata 
••" c\lrrea L v-coa Lro l YO l t..ge 




:·-- ,::· '-.; .::'.';-:.'.,,...):~::_2:'J\1':' -~:;-')/:;;.f.;r,;,,::·P::1 "!'"it,d,;::,~ 
( 
j F oar-1.erai 11a l IJT oper1t.1•1 pola\a J 
naae lb le vbe vbc VCII b•t.• pOtiler 1••b Y8C rc1-.od 
' BH2 
-2.568E-e6 -J,51JE-94 
-e. 1eJ 8. lJS -8,BJB 137, i:?4 1.aeer-e, 9.97g[-1c! se.,ee t ,'2C22 ltt 
-1.en~c-e~ -s.4e~r~e4 -8,7-43 ..... -t.7-43 77,54 s.es1E-e6 9.298E-12 g.2s1 1.e1,a1 12 
-t.084( e~ -B.'40~£-04 -8,743 I.HI -1.743 77.54 8.857E-e6 g,9SlE-12 11.eee 1,17127 8] 
-B.SRtf-07 -6.'466f-95 
-0.672 e.eee 
-8.672 76, JS S.778E-87 1.ggar-13 8,813 1.eeses R-4 
-;,g;?.£-07 -7.026E-05 
-0.662 6.'426 -7.088 120.86 J.87JE-e7 7.226(-12 7,2Jt 1,995'49 86 
-1,242£-05 -l,024E-0J 
-9.7'47 8,783 -1, 458 B2,'4S 9.278£-86 1,885(-12 1,865 1,88692 87 
-8.565[-96 -1.052(-03 
-8,737 6.882 -7.f;t9 122,84 6.316(-86 7.982(-12 e., .... 1,98955 
~>- 126 -t.253£-es -1.eJ2E-eJ -0,7'4R 8.fi9l -1, 4 39 82, JS 9,378E-t6 1. 483£-12 1,643 l.t876g 8i!7 
-1.8G9( 0~ -l,075E-t3 
-8.743 3. fi?.f; -4, 369 tee.Ge 7,947E-06 4.415E-12 4.478 l,8i171 828 
-1.069£-es -1.e1sE-eJ 
-9.743 J.625 -4.J6g 180,68 ?.947E-86 4,414£-12 4.4n 1.8v11e 829 
-t.253£-05 -1.0~?.F-83 
-0.7'48 t.6Pl -1. -439 82.35 9,370E-86 1,483E-12 1.5-43 1.88769 ,; 830 
-l,hh7f-Ah -2,3 .. 6E-94 
-8.691 e ... s1 -9,148 148,68 l. 152E-e6 g,986E-12 1e.eee 1,8186-G ..... 831 
-t.b67~-e6 -c.3 .. 6E-e" -0,6~1 8.457 -9,148 148,fiR 1.tS?.E-86 g,98GE-12 1e.eee 1,81865) BJ~ 
-Y.6 .. 6£-06 -l.026E-8J -0.741 ... 5t4 -5.244 196.37 ? • l '4Jf-16 a.gs2E-12 g,e12 1.88714 BJ) 
-g,475(-86 -1,021[-03 
-8.748 4,711 
-5.451 187.75 7.812E-86 g.lSSE-12 g.218 1.88666 8)6 
-2.203£-05 -2.0~fiE-8J -e.1 .... 2,502 -J.247 gJ,88 1,639E-85 J.68 .. E-12 3,66'4 l,88778 8)7 
-?..042£-05 -2.078E-83 
-8.742 J,787 -4, S30 101.74 l,515£-85 ... 888[-12 ... g4g l, 18832 11 .. 0 
-1.~eeE-es -2.12st-eJ . 
-0,695 4,999 
-S,694- 111 , 89 1,319£-85 g,989E-12 1e.eee 1.81688 8 .. J 
-l.27JE-05 -l,JJBE-83 
-0, 672 '4.316 -4.988 185 .1 S 8.S56E-06 9.997E-12 1e.eee l .H792 88 fi.1'4'4F-07 6.901E-es e.101 -2.963 ~.770 112. 32 '4.3 .. 6(-97 -2.778[-12 -2.778 1,etl71 89 1.18 .. E-0~ 1,849£-03 8,786 -9.7'46 1,532 88,66 9,299E-86 -1.942£-12 -t .956 1.esia22 B10 l, 088E-0S l,0S6(-e) 0.783 -3.087 3.798 97.98 8.521E-96 -4.28JE-12 - ... 217 1.esg61 Bll l. 0R8[-0S l,056E-83 e.?SJ -J.&87 J.798 97.88 e.s21E-e6 -4:2eJE-12 -'4.217 l I 85961 812 1. 088(-05 1. 8~6E-8J e.7SJ -J.886 3,798 97,88 8,521E-e6 -4.202£-12 -4.216 1 .15961 B13 l , 088£-05 l.8SGC-0J e.7SJ -3, 00f; 3.790 97,9g 8,521£-86 -'4.202E-12 -'4.216 1.95gs1 81" 1,0(;8(-05 t.0'4SE-03 8,783 
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The results of the ADVICE simulation indicate that there is no 
nonlinearity [f(VA,VB)=O]. Also, the input offset constants 
are zero (Cl=C2=0). The equation above reduces to: 
• 
Vout = CVAVB + Co ( 3 • 2) 
From the ADVICE data (on page 48), the output offset constant 
Co= -11.79 mV. From Equation (3.2), given that VB= 1 Volt, 
the scale constant C can also be calculated from the same data: 
C = dVout/dVA = .2474 
Figure 3.2 shows the transfer curves of Vout versus VA while 
-holding VB constant at -1, o, and 1 Volt. The multiplier does 
indeed hold the correct polarity at the output in order to be 
classified as a four quadrant muliplier. 
3.4 Power Supply Variation Analysis (XBNO) 
Figure 3.3 shows the de transfer curve as a function of 
voltage supply variable VS, where the positive voltage supply 
VSP=VS and the negative voltage supply VSN=-VS. The parameter 
VS varies from 4 Volts to 5 Volts in .5 Volt steps. The input 
VB is set at its maximum allowable range at -3 Volts. The 
simulation output shows that the de transfer function is linear 
with both input voltage swings limited between +3V and -3V, 
yielding the output voltage swing between +2V and -2V. From 
the ADVICE data, the allowable voltage supply variable VS 
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Figure 3.3 Multiplier DC Transfer curves as a Function of 







and the inputs and output range stay the same. 
3.5 Fabrication Process Variation Analysis (~NO) 
The resistors in the Bell Labs' MCBIC fabrication process 
fall into two catergories, RES50 (ADVICE Model RUSO) and P-BASE 
(ADVICE Model RUlK). The RES50 resistors contain the P-BASE 
implant followed by a separate implant designed to yield a 50 
ohms per square sheet resistance. The P-BASE implant is 
designed to yield a 1025 ohms per square sheet resistance. 
Resistors used in this multiplier circuit consist of both 
types. Since the process allows for the independent variation 
of each type of resistor up to 20% of full value, there are 
four different combinations of resistor values that can affect 
the performance of the circuit. The extreme combinations are: 
RUSO & RUlK are both 20% higher then nominal values, RUSO & 
RUlK are both 20% lower, RUSO is 20% higher while RUlK is 20% 
lower, and RUSO is 20% lower while RUlk is 20% higher. Figure 
3.4 shows the transfer function of the multiplier for the case 
where both RUSO and RUlK are 20% lower than ncminal values. 
From the data, the scale constant can be calculated using the 
formula 
C = -1/3 * dVout/dVA (since VB is set at -3 Volts) 
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FIGURE 3.4 Multiplier DC Transfer Curve 





I CNO - .2474 ( Nominal value) 
CLL - .2433 ( Both RU50 & RUlK low) 
CLH - .2513 ( RU50 low, RUlK high) 
CHH - .2517 ( Both RU50 & RUlK high) 
CHL - .2437 ( RUSO high, RUlK low) 
Based on the above results, the maximum variation in the scale 
constant occurs when both resistor types are higher than 
nominal values. The maximum scale constant variation is less 
than 1.8%. 
3.6 Frequency Response Analysis (PXBNO) 
Since both the chip internal wiring and the 16-pin DIP 
package have parasitic capacitances and ihductances that can 
affect the high frequency response of the circuit, the new 
ADVICE input, PXBNO which includes these parasitic components, 
is used in the AC analysis. The frequency response is a 
function of the opamp's feed-back capacitor CF. Figure 3.5 
shows different frequency responses with variable CF. CF was 
set at 3pF since it gives the largest absolute 1% nonlinearity 
at approximately 20 MHz (Please see attached data). 
3.7 Temperature Variation Analysis (PXBNO) 
Temperature dependency has always been an unwanted property 
37 
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} of silicon integrated circuits. In this multiplier circuit, 
the zero TC Band-Gap-Reference circuit with external bias 
-
resistor RIX helps to reduce the temperature dependency. 
Figures (3.6) and (3.7) illustrate the temperature 
dependence of the multiplier circuit's DC transfer function and 
AC response respectively, as temperature varies between -15 c 
and 85 C in 50 C step. From the attached data, these scale 
constants can be calculated: 
C ( -15 C ) - .2477 
,., 
~::;;~/f~ 
C ( +35 C ) - .2479 
C ( +85 C ) - .2463 
The temperature coefficient of the scale constant • less than lS 
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Figure 3.7 Frequency Response Versus Temperature 
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The complete four-quadrant analog multiplier was fabricated on 
the AT&T Bell Lab's LA200 UHF Linear Array. This chapter gives 
descriptions of the LA200 UHF Linear Array and the wiring of 
four different multiplier subcircuits. 
I 
4.1 AT&T Bell Labs LA200 UHF Linear Array [20] 
The LA200 UHF Linear Array features a high-frequency 
complementary process [21], CBIC-U, in which the vertical pnp 
transistors have an fT of 2.5GHz to provide comparable \ \, 
performance to the 4GHz vertical npn transistors. Both devices 
have their maximum bandwidth at JmA of bias current. Figure 
(4.1) shows that the LA200 UHF Linear Array, like other modern 
linear arrays [22-23], is divided into sub-arrays, called 
tiles, so that complex circuits can be kept in more manageable 
subcircuits. The twelve general purpose tiles on the LA200 UHF 
Linear Array are divided into four different designs, as shown 
in Figure (4.2): 
1. Standard Tile (8): contains the most commonly used 
components. 
2. Power Tile (2): 
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3. Trim Tile (1): 
4. Input Tile (1): 
transistors for making power subcircuits. 
contains an additional resistor 
menu designed to create resistor values 
needed for fusible-link trimming. 
contains small devices that can be 
used to make amplifiers with low input 
capacitance. 
The standard tile, which contains 19 transistors, is the most 
useful tile in the array. It is designed so that most 
subcircuits can be wired entirely within a single tile without 
having to use components from another. 
The LA200 UHF Linear Array was designed by AT&T Bell Labs to 
provide first models of integrated circuits for a broad range 
of custom designs. To do this, the array has to fit in a 16-
pin DIP. It also has a broad component selection to adapt 
custom design easily. 
The components on the LA200 UHF Linear Array are placed on an 
llum metal pitch, and the components can be wired on a grided 
layout sheet, as shown in Figure (4.3). The chip-level 
interconnection strategy is to run East-West paths on top 
metal, and North-South paths on bottom metal. The top and 
bottom metal layers have a low sheet resistance of <0.03 
ohm/sq. and a current capacity of 2mA/micron of metal width. 
4S 
' 
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The standard 6um bottom and lOum top metal linewidths are 
capable of carrying a maximum of 12mA and 20mA de current, 
respectively. For cases where high-current de must be carried, 
a thicker top metal gold layer called thick metal is available 
with a small sheet resistance of <0.01 ohm/sq. and a current 
capacity of 14 IDA/micron of metal width. There are routing 
0 
channels located between the tiles for North-South bottom metal 
paths, but East-West paths are run directly over the tiles on 
top metal. The power supply lines run East-West on top metal 
using heavy gold for smaller sheet resistance. 
The LA200 UHF Linear Array has a total of 218 transistors, 984 
resistors, and 20 programmable capacitors. Two 150pF 
capacitors are located at either end of the chip for on-chip 
power supply bypassing. The chip die is about 3.2mm by 4.3mm. 
Appendix B provides the design parameters for the transistors, 
resistors, and capacitors used in this array. 
4.2 Multiplier's Subcircuits 
The complete multiplier circuit layout uses four tiles: two 
standard tiles, one trim tile, and one power tile. The circuit 
is divided into four different blocks: 
1. Block A (Figures 4.4 & 4.5): 
This block contains the Band-Gap-Reference circuitry and is 
47 





implemented on a standard tile. 
2. Block B (Figures 4.6 & 4.7): 
This block contains the current mirror circuit and the first 
stage of the differential operational amplifier. Since 
these subcircui ts require a large selectt.on of resistor 
values, the trim tile is used for this purpose. 
3. Block C (Figures 4.8 & 4.9): 
Block C contains the multiplier core and the current-to-
voltage converter circuit. Since it is very important that 
the transistors used in the multiplier core match, t~e whole 
multiplier core is implemented on the same standard tile. 
4. Block D (Figures 4.10 & 4.11): 
This block contains the output stage of the operational 
amplifier. Since this circuit requires lOX and 15X 
complementary transistors, the power tile is used in this 
case. This also is done to reduce the thermal gradi~nt 
effect caused by this power stage. 
The complete multiplier layout is shown in Figure (4.12). The 
chip has 16 brought-out pins and is fitted in a 16-pin DIP. 
Three pins VSP, VSN, and GND are assigned to positive power 
supply (+5V), negative power supply (-5V), and de ground 
repsectively. Four input pins +VA, -VA, +VB, and -VB are used 
for the two input voltages VA and VB. The output Vout is at 
pin VOUT. Pin RIX is used to bias the circuit current source 
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with an external resistor. An external resistor RAX is 
connected across pins RAXl and RAX2 to set up the multiplier 
core. A potentiometer can also be connected across pin OFFSETl 
and OFFSET2 to adjust the output offset of the multiplier. The l! 
remaining three pins, VBG, STl, and ST2 are brought out for 
diagnostic purposes. VBG indicates the bias reference voltage 
provided by~tt~'band-gap-reference circuit. STl and ST2 are 








CHAPTER .. 5 
DEVICE TESTING 
There are various ways that an integrated circuit designer can 
characterize his/her products. Generally, complete integ~{,S-~d 
circuit testing would involve fabricati process measurements 
on test patterns, DC testing, and AC cha acterization of the 
finished device. The following sections ill discuss the 
different measurements performed on the ltiplier circuit. 
5.1 Fabrication Process Measure~ents 
The multiplier circuit was put on the two-level wiring 
masks along with other custom ciruits. A lot of 12 wafers was 
processed. One of the wafers was used to characterize the pnp 
and npn transistors on the test paterns. Sheet resistances of 
RUSO and P-Base were also measured. 
5.1.1 NPN Characterizations 
Figure 5.1 provides the collector current IC versus 
collector to emitter voltage VCE curves. Figure 5.2 
yields the IC versus base to emitter voltage VBE 








·-·~ . .II 
' I 
(_ -----
current gain HFE as a function of IC. Figure 5.4 
-gives the unity frequency ft as a function of output 
current IC. All of these measurements were done on a 
test pattern of 4X NPN transistor. The results 
indicate that the NPN transistors on the linear array 
function quite well with VA= 31V, HFE > 100 for the 
lmA to 6mA range, and ft> 3GHz for IC 2mA. 
' 5.1.2 PNP Characterizations 
Figures 5.5 to 5.8 provide\ the same measurements 
per~formed in 5 .1.1 except for the switch· of the 4X 
NPN transistor for a 4X PNP transistor on the same 
test pattern. The characterists of the P-NP 
transistor are not as good as the NPN transistor's. 
The PNP transistor has a smaller Early voltage VA= 
10.5 Volts, HFE < 35 for IC> lmA, and ft> 2GHz for 
Iout = 2mA. The characteristics of the PNP 
transistors in the linear. array might be suitable for 
other applications where the low HFE does not 
significantly effect the circuit performance. 
However, this low HFE problem does effect the 
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5.1.3 Sheet Resistance Measurements 
Using the van der Pauw measurement technique, the 
following sheet resistances of the test wafer were 
obtained: 
RUSO Sheet Resistance 53.18 ohms/sq. 
RUlK Sheet Resistance - 910.81 ohms/sq. 
,, 
Both resistor types RU50 and RUlK were processr-j 
within the 20% maximum variation from the nominal 
values of 50 ohms/sq. and lK ohms/sq., respectively. 
5;2 DC Measurements 
The DC measurements were performed by probing the chips on 
the test wafer, using special micro probes. The biasing of the 
circuit was done with a high-frequency 44-pin probe, Cerprobe 
SLR 60/120, and a custom test fixture designed at AT&T Bell 
Labs. Since most of the multiplier chips exhibit the same DC 
characteristics, the data of only 1 chip is presented in the 
following sections. 
5.2.1 DC Operating Point Measurements 
/ 
Figure 5.9 shows the complete circuit with its 
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5.10 shows the circuit with actual measured voltages 
at certain nodes whe~re top metal contacts were to be 
probed. Not all of the nodes can be measured. In 
both Figures, VA and VB were set to zero. The DC 
operating results agreed quite well for the Band-Gap-
Reference and the multiplier core except for the 
current-to-voltage converter circuitry. The oparnp 
was biased at 3.4mA, almost double the intended bias 
current of 2rnA, and this caused the opamp to 
malfunction. The bias current into the bases of the 
opamp's first stage of .26rnA also suggested that the 
opamp does not function well due to the low HFE 
characteristic of the PNP transistors. 
I 
,/ 
5.2.2 DC Transfer Function Measurements 
Figure 5.11 shows the DC transfer function of the 
multiplier measured at the output of the current-to-
voltage converter circuit (Nodes 31 & 32). In order 
to obtain these least-mean-square fitted lines, the: 
( 
( input voltage VA is varied from -3 Volts to +3 Volts 
in .5 Volt steps while VB increases from +l Volt to 
+3 Volts in 1 Volt steps. These lines do not 
coincide with the design transfer lines as shown in 
~ ~ 
Figure 5.11. However, they do exhibit the basic 
71 
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F!GURE 5.11 Measured DC Transfer Curves 











linear product characteristic of the multiplier and 
have similar slopes. The measured transfer functions 
are·shifted away from the (0,0) coordinate toward the 
upper-left quadrant. This offset problem is due to 
device mismatch, parasitic resistaryces at the 
( !I• ) 
~tters of the core transistors, t':tilermal gradient 
effect, and low HFE characteristic of t,e pnp 
transistors. The least-mean-square technique was 
used to eliminate noise problems in the measurements. 
~\ 5.3 AC Response Measurements 
'\ 
This multiplier circuit is designed to have an absolute 1% 
nonlinearity bandwidth at 20MHz. Since the parasitic 
capacitances and inductances introduced by the long leads and 
/'' 
probe pins in the chip measurement can easily kill the high 
frequency response, the AC testing for the circuit has to be 
done in package form. Figure 5.12 shows the diagram of the 
/ ' 
custom test fixture used for AC measurements of the multiplier 
16-pin DIP. Since the multiplier chips in this wafer do not 
function properly, the AC testing can not be performed until a 
new wafer with working multiplier chips become available. 
) '74 
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\ CHAPTER 6 
CONCLUSIONS 
., This thesis focuses on the design and fabrication of the analog 
multiplier using complementary bipolar technology. Chapter 1 
dicussed various characteristics and applications of the 
I 
,/ multiplier circuit. Chapter 2 focused on the theory and 
. .-
practical design of the four-quadrant analog multiplier. 
Chapter 3 illustrated the electrical characteristics of the 
citcuit using ADVICE simulation. Chapter 4 described the 
fabrication of the device using Bell Labs LA~O UHF Linear 
Array. Chapter 5 presented various measurements of the 
finished multiplier circuit. 
The complete analog multiplier circuit, which comprises a Band-
Gap-Reference voltage source with an external bias resistor, a 
standard Gilbert multiplier cell with current-to-voltage-
converter and pre-distortion circuits, and an operational 
amplifier, was successfully designed and simulated on ADVICE. 
The circuit design theories were carefully discussed in this 
paper. The complete ADVICE simulation included de operating 
point analysis, de transfer function analysis, small signal 
' 
characterization, frequency response analysis, power supply 
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I 
:.>-
temperature variation analysis. The fabrication of the 
.. 
multiplier circui.t involved two-level wiring of AT&T Bell Labs' 
pre_.fab:ricated LA200 UHF Linear Array . .,This linear array 
' features a high-frequency complementary bipolar process with 
vertical pnp transistors having an ft of 2.5GHz and 4GHz for 
tha~npn transistors. Based on the simulations and DC testing 
results, the four quadrant analog multiplier exhibits ·a total 
error of less than 2% of full scale over the operating 
temperature range (~15°C to +85°C), with a scale factor 
temperature coefficient of +14ppm/°C. The circuit is designed 
to operate with +5V and -5V supplies, +3V input dynamic range, 
and +2V output swing. The 1% absolute-error band-width is 
expected to be 20MHz. 
Measurement results in Chapter 5 show that the multiplier 
circuit is partially functional. In order to diagnose the 
opamp and multiplier core's problems, another fabrication 
process with new wiring masks is needed. This step is required 
to have access to different voltage nodes in the circuit which 
can not be accessed on the present wafer. Once the completely 
de functional circuit is obtained, the ac respohse and 
temperature dependency characteristics of the circuit can also 
4 
. . . be analyzed. 
. ' 











looked at, such as: device-mismatch, finite or low HFE, 
~arasi ic resistances at the emitters of the core transistors, 
and thermal gradient 
- significantly aff\t 
. . 
... .. 'I,, 
effects. 'All of· these problems c~ 
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Basic ADVICE Input (XBNO) 
ANALOG "ULT. JV H,C."ACNGUVEN CXBNO> 
t 
l POUER SUPPLIES 
• VP 1 I &VS 
EN 2 e 1 e -1 
i 
: CAPAC~S 
er ,45 -48 ,er 
CB 5 59 &CB 
est t e 100PF 




RL 5-4 0 
RA t 7 18 
RB t 9 20 
RH1 1 e 2 
RH2 1 8 
Rt 1 7 
R2 1 9 
R3 58 11 
R'4 12 2 
RS 13 2 
R6 1'4 2 
R7 t S 2 
RB 1~ 2 
R~ 32 0 
R10 31 0 
Rl 1 J 1 
R12 1 27 
Rt3 27 0 
Rl-1 1 28 
R15 1 36 
R16 1 37 
R 17 1 35 
R18 1 38 
Rt 9 1 39 
R20 1 '42 
R21 1 51 
Rc2 1 ~2 
R23 S5 '43 
R2'4 56 '43 
R2S "16 2 
R26 -,7 2 
R27 '48 '49· 
R28 '49 50 
R29 53 2, 
R30 32 440 
R31 31 4C1 
R32 '41 0 
R33 -40 5'4 
R3'4 63 2 
R35 62 2 

















































































RJ7 l 67 RU1K ~ 
R38 1 66· RUl( 21( 
R39 5 57 RU1K 19K 
R-40 S 59 RUl( 10K 
RIX 11 2 &RIX 
* t PNP TRANSISTORS 
i 
BH2 2 61 8 1 PUJJ0PA .8 
B1 ~ 4 3 1 PU330PA .8 
B2 2 2 4 1 PU330PA .8 
B3 6~ 64 67 1 PU330PA .8 
B~ 65 64 66 1 PU330PA .8 
B6 61 8 7 1 PU330PA .8 
87 60 8. g 1 PU330PA .8 
B2G 29 38 28 1 PU330PA .8 
827 32 38 36 1 PU330PA .8 
B28 31 39,.37 1 PU330PA .8 
829 30 3~ 35 1 PU330PA .8 
B30 2 29 38 1 PU330PA .8 
B31 2 30 39 1 PU330PA .8 
832 44 -40 55 1 PU330PA .8 
833 4S '41 56 1 PU330PA .8 
B36 43 8 42 1 PU330PA 1.6 
B37 se 8 51 1 PU330PA 1,6 
840 2 -19 52 1 PU330PA 8 
B43 2 53 54 1 PU330PA 12 
t 
l HPN TRANSISiORS 
l 
B8 65 59 2 2 NU330PA .8 
89 60 10 12 2 NU330PA .8 
810 17 10 13 2 NU330PA .8 
B11 18 10 14 2 HU330PA .8 
B12 19 10 15 2 NU330PA .8 
B13 20 10 16 2 NU330PA .8 
814 25 21 17 2 NU330PA .8 
· B15 26 22 18 2 NU330PA .8 
B16 33 23 19 2 NU330PA .8 
B17 3-4 2~ 20 2 NU330PA .8 
B18 1 27 2S 2 NU330PA .8 
819 1 27 26 2 NU330PA .8 
B20 29 26 33 2 NU330PA .8 
821 30 25 33 2 NU330PA .8 
B22 29 2~ 3-4 2 NU330PA ,8 
B23 30 26 34 2 l"tl1330PA .8 
BH1 1 60 10 2 NU330PA .8 
BJ-1 4-4 ~'4 46 2 NUJ30PA .8 
B35 '4S 4'4 47 2 NU330PA .8 
839 ~9 ~5 2 2 NU330PA t.6 
841 1 50 53 2 NU330PA S 
842 1 S2 S~ 2 NU330PA 12 
844 1 3 5 2 NU330PA .8 
8-15 6-4 6 62 2 NUJ30PA .8 
8~6 6 6 2 2 NU330PA .8 
847 59 6 63 2 NU330PA .8 
848 1 57 5 2 NU33ePA .8 
849 1 65 57 2 NU330PA .8 
850 61 65 58 2 NU330PA .8 
851 61 S8 11 2 NU330PA ,8 
* * INPUTS l OUTPUTS 
-1 

















UI 23 2-4 &VI 
IJA(' 22 0 (I 
Vf( 2~ 0 8 . 
,MO~CL Ruse R SCAt•1 TCt•tJ~ TC2•l,18 
.~0rrL ~U1K R SCAL•l TCt•l895 TC2•6.J8 
,SET &CB•SPr &CF•3PF 
.SET ~RB•S.5K &RC•1K LRD•12,SK &R2?•,91 &R18•'4K &R23•109 
.SET LR1X•1.2S( &RAX•S.SK 
.SET ,R20•200 &R21•209 &R01•5ee 
.SET lVP•-3 
.StT &VS•S 
.OUT VD1 32 31 
.OUT VOA 25 26 
.OUT VDB 33 34' 
.our vor, 29 Je 
.OUT VOUT 5'4 0 
.our VREr 11 2 
.END 
ttt ihe fol lowing 11odsl 11 fro-9 HCA.OAT 
/ 
.. r,oort NU3J0PA NEB c RBX • 2,319E+81 RBI • 2,778E+01 ~ex • t.1ee£+ (F'OLD>01 
+ RE • 1.333E+00 RCI • 1,163E+02 RBIP• 2,975E+92 IS • 
+ I1 • 9.768E-19 12 • 6.082(-17 N[ • 1,999£+00 IK • 
+ VRO • 2.073F+00 rro • 2.2~0E-t1 CJE • 2,336E-13 PE • 
+ "'£ ~ 5.500£-01 BE • 1.0&0E-01 13 • 2,118E-23 1'4 • 
+ NC • 1.6SJE+00 IKR • 1.000c+e6 VAO • 9.~eac+ee TRO • 
+ CJC • 1.889E-1J PC • ~.989(-01 "C • J,609E-01 BC • 
+ EA • 1,206£+00 DEA• 8.000[-02 TO • 2.S88E+01 VBDC• 
+ ALC1• ?..000E+00 ALC2• 8, ~ALTC• ?.500£-01 VBDE~ 
+ ALEt, 2,000£+00 ALE2• 0. ALTE• 7.500E-01 KrN • 
+ AFN • 1.000E+00 BFN • 1,000(+00 ~IO• 1,519E-tt OCO • 
+ VJCO• 2,726E+00 I1P • 2,118E-17 I2P • 2.91QE-t• NEP • 
+ IKP • 8,219E-05 CJ[P• l.RR9f-13 ISP• 1.63'4E-17 I3P c 
+ CJCP• 4.RRtE-13 PS • 5.24~E-01 ~S • 5,500£-01 BS • 
+ TRC!• 2,000£+00 TVCO= t.680~+00) 
rtr The followlng Modet lJ froffl HCA.DAT 
1.'46S£-16 
7.297E-03 











.~ODEL PU330PA PEB C RBX • 9.583£+00 RBI• t.111E+01 RCX • •.700E+ <FOLD)01 
+ RE • 2.000E+00 RCI • 1.120f+02 RBIP• 2-97SE+ea 15 • 
+ I1 • 2,283E-18 I2 • 8.193E-1S NE • 1,S57E+00 IK • 
+ VBO • 7.313E-01 T~O • 6.500E-11 CJE • 2,388E-1J PE • 
+ '1F. • s.0~0r-01 BE • 2, 155E-01 13 • 1,211E'-19 I'4 • 
+ NC • 1.634E+00 IKR • 1.000E+06 VAO • '4,082£+99 T~O • 
t CJC • J.J41l-13 PC • S.JBSE-01 ~C • 3.72Sf-01 BC • 
+ lA • 1.206£+00 DEA• 8.000E-02 TO • 2,19?E+01 VBDC• 
+ ALC1• 2.000(+00 ALC2• 0. ALTC• 7.500£-01 V8DE• 
+ ALE!• ~.000E+00 ALE2• 0. ALT£• ?.500E-91 tFN • 
+ ArN • 1,000£+00 BFN • 1,000E+00 NID • 9.378E-13 QCO • 
+ VJCO• 1.798£+00 11P • 2.118E-17 12P • 2,919E-1'4 NEP • 
+ I(P • 8.219£-05 CJEP• 3.3~1E-13 ISP• 1~386E-18 I3P • 
+ CJCP• 9.210£-13 PS • 7.S00E-01 MS • 3.330E-01 BS • 
+ TRCI£ 2,000E+00 TVCO• 1.680E+0~) )) 
" ) ) 
,DC VA -3 3 .01 HOLD )) 
,PARA" &US 5 '4 -.S 

























Advanced ADVICE Input (XBPNO) 
ANAtOG 1'9ULT. BY H.G.~ACHGlN(N (XBPNO> 
t 
l POUER SUPPLTF~ 
l . 
VP 19 88 S 
VN 28 08 -S 
:t 
t PAC(AGE INDUCTANCES 
J: 
L1A 1 1A , 9NH 
L18 1A 1B 9.6HH 
L2A 22 22A .9NH 
L2B 22A 228 8,1HH 
L3A 21 21 A • 91'1H 
L3B 21A 21B S.9NH 
L'4A 5-1 5 .. A • 9HH 
L-1B 5'4A 5'4B '4~7NH 
LSA 2 2A .9NH 
LSB 2A 2B '4.7NH 
l6A 21 2'4A • 9HH 
L68 2~A 2~8 5.9NH 
L7A 23 23A .9NH 
L7B 23A 2JB 8.lNH 
L8A 0 0A .9NH 
l8B 01'\ ~B 9.~HH 
Lt7~ !7 17A .9HH 
L17B 17A l7B '4.?HH 
LIB/'\ 18 18A .9HH 
Ll~S 18A 18B '4.7HH 
L 11 A 11 11 A , 9Ml 
l11B 11A 118 9,6HH 
CP1 1A 2 ,29Pf=' 
CP2 22A 2 ,015PF 
CP3 21A 2 ,025PF' 
CP1 5'4A 2 .0ssrr 
CPS 2A 2 • essrr 
crs 2'4A 2 • e2sPF 
CP7 23A 2 ,015PF 
CPS 0A 2 ,29PF 
CP12 18A 2 ,085PF 
CP13 17A 2 .085PF 
CP16 11A 2 ,29PF 
I 
t ~lRING CAPACITAflCC5 
l 
C 1 1 2 , 1 PF 
C2 2 2 • I pr 
C3 3 2 • 1 PF 
C_. 44 2 ,ipr 
cs s 2 . 1 rr 
C6 6 2 .1PF 
C? 7 2 .1Pr 
CS 8 2 , 1 PF 
C9 9 2 • 1 PF 








C11 11 2 .1PF' 
C 12 1 2 2 • 1 PF' 
C 13 t 3 2 .1 PF' Ci .. 1-1 2 .• lPF 
C15 15 2 .tPF' 
C16 16 2 .1PF 
Cl? 17 2 • lPF 
C18 18 2 ,1PF 
c1g 1g 2 .1PF 
c2e 20 2 .1PF' 
C21 28 a .1PF' 
C22 22 2 .1PF' 
C23 23 2 ,lPF' 
C2'4 2 .. 2 .lPF 
C25 25 2 .1PF 
C26 2S 2 .tP~ 
C27 27 2 .lPF 
C28 28 2 .1PF 
C29 29 2 .1PF 
C30 30 a .1PF 
C31 31 2 .1PF 
C32 32 2 .1PJ:" 
C33 33 2 .tPF 
C3-1 3"4 2 .1PF 
C35·35 2 .1PF 
C36 36 2 • ltPF 
C37 37 2 .1Pf' 
C38 38 2 .1PF 
C39 39 2 .1PF 
C-40 "40 2 , 1PF' 
C-41 -41 2 ,1PF 
C.C2 -42 2 .tPF 
C-13 '43 2 .1PF 
C"4"4 -4"4 2 .1PF · 
C-45 445 2 .1PF' 
C .. 6 -16 2 1PF 
C-47 '47 2 1f'F 
C'48 .. 8 2 .1PF 
C-49 '4Q 2 .1PF 
cse se 2 ,1PF" 
CS 1 S 1 2 • 1 PF 
,:::, C52 $.2 2 • 1 PF 
v-iGS3 S3 2 , 1PF 
~5 55 2 .1PF' 
C56 56 2 ,1PF' 
C57 57 2 ,lPF 
CS8 58 2 .1PF 
C59 S9 2 .tPF · 
C60 68 2 .1PF 
C61 61 2 .lPF 
C62 62 2 .1PF 
C63 63 2 .1PF' 
C6~ 6"4 2 .1PF 
C6S 65 2 ,1PF 
C66 66 2 .tPF 
C67 67 2 .1PF 
r 
-
I THREE TER"INALS RESISTORS 
• CB 5 S9 &CB 
C51 1 8 188Pr 
cs2 2 e 1 e0Pr 
CF .. s .. ncF 




















CL 5'48 ea ICL 
RIX 118 21 &.~IX 
RAX t7B 18B lRAX 
XRHt (19,2,1) 






XRS < 13,2, 1) 
XR6 (1"'4,2,1) 
XR7 (1S,?.,1) 
XR8 ( tfi.2, 1) 








X'R 1 7 C 1 , 35 , t ) 
XR1~ (1,3R,1l 
XR19 Cl,39,1) 










XR 3 0 ( 31 , "4 0, 1 ) 











RU1( <R•~K, U•18} 
RU1K <R•~K, Y•19) 
RU1K <R~5.5K ,Y•11) 
RUS0 (R•'4ee ,U•18) 
RUS0 (R•~00 ,U•19> 
RU1K (R•10K ,U•t0> Ruse <R•'40e ,u•1e• Ruse <R·~ee ,u•1e, 
RU50 {R-~ee ,Y•18) Ruse <R·~ee ,U•te, 
RUS0 IR•~&e ,U•10) 
RU1K <R•500 ,U•l0) 
RU1( <R•500 ,U•19l 
RU 1 K ( R • 10( , Iii• 1 e J 
RU1( (R•1K .Y•i8l 
RU1( IR•'4K ,U•l0> 
RU50 (R•1e0 ,U•18l 
Ruse <R•tee ,1.1•10, 
Ruse (R•180 ,W•18) 
RU50 (R•190 .~•18) 
RU1K <R•~K ,U•101 
RU1( lR•~K ,U•19l 
RU!j8; <R•209 ,U•19l 
RUS0 (R•200 ,U•10) 
iDSe IR•2K ,U•10> 
RU$0 (R•100 ,W•19l 
RUS0 IR•108 ,U•19l 
Ruse (R•200 ,1.1•101 
RU50 {R•200 ,U•10) 
Ruse 1R•.e1 ,U•te> 
RUS0 IR•2S, U•18> 
RUS0 {R•2K, U•10l 
RUlK (R•lK, U•101 
RU1K IR•1K, 1.1•10) 
RU1K IR•12,SK, U•10> 
RU1K <R•12,5K, U•te> 
RU1K <R•lK ,U•10} 
RU1K (R•lK ,Y•10l 
RUlK IR•l~ ,~•101 
RU1( (R•2K ,U•10} 
Fi'U1K lR•2( ,U•10l 
RUl( CR•10K ,U•10} 
RU1K IR•t0K ,U•10t 
















2 61 8 1 
'4 "4 3 1 
2 2 ~' 1 
6.C 6.C 67 1 
65 6"4 66 1 
61 8 7 1 
60 8 9 1 
29 38 2S 1 
32 38 36 1 
31 39 3'7 1 
30 39 35 1 
2 2'9 38 1 
2 30 39 1 
.... "40 55 1 


















































136 -43 8 42 1 PU338PA t.S 837 se 8 S1 l PU330PA 1.6 849 2 -49 52 1 PU330PA 8 
:-43 2 53 54 1 P~330PA 12 
t NPN TRAH9ISTO~S 
I 
BS 65 59 2 2 
19 60 1e 1a 2 
B19 17 18 13 2 
B11 18 19 14 2 812 19 10 15 2 
B13 20 1e 1s z 
Bl-4 25 21 17 2 
815 26 22 18 2 
B16 33 23 19 2 
B17 34 24 20 2 
B18 1 27 25 2 
B19 1 27 26 2 
820 29 26 33 2 
B21 30 25 33 2 
B22 29 25 34 2 
B23 30 26 34 2 
BHt 1 60 10 2 
834f 44 44 4f6 2 
BJS -45 .... '47 2 
839 49 '45 2 2 
841 1 50 53 2 
8'42 1 52 54 2 
844 1 3 5 2 
B'45 6'4 6 62 2 
8'46 6 6 2 2 
8,47 59 6 63 2 
848 1 57 5 2 
849 1 65 57 2 
B50 61 65 58 2 
































l INPUTS & OUTPUTS 
l 
VA 21B 22B AC 1 
VB 23B 24B &VB 
VAC 229 08 0 
































.SET &CF•3PF iRt•50 &CL•.1PF 
.SET &CB•SPF &RIX•1.2SK &RAX•S,SK 
,OUT VREF 11 28 
.OUT UD1 32 31 
.OUT UOUT 5'4B 88 
.our uoA 25 26 
,OUT UDB 33 34 
,OUT VD'1 29 30 
.USE Sub3t. 
,1 
t RESISTOR SUBCIRCUITS 
t 1008 OH~ PER SQUARE RESISTORS 
\ 
\ 
.SUBC(T RUt( CA,B,C> <R • 1~(, U • 11) Dl <A,CJ DR ((RtUtU+2tRtU)13,t98E+86 + C7.SIU+1S+Yl/?i;2> D2 <D,C> DR t(R1Ul~+2!RtU)t1.50~E+96) DJ CB,C> DR <<RlUtY+2JRJ~)t3.988E+96 + (?.Sr~+15+~)t?S2J Rt CA,D> RHI (R/2) 











! 50 OH" PER SQUARE RESISTORS 
.SUBCKT RUS0 CA,B,C> (R • 10[, ~ • 18} 
Dl (A,C) DR l(RtUtU+?.tRtU)1t.se•ES+<7,St~+15+U)1752) 
02 CO,C) OR <<RJUIUt2JRlU>/7.520E~t 
D3 CB,C> DR (CRiUJU+2JRtU>1t.50~E5+(7,5lY+15+U)1752> 
RI CA,D> RLO (R12> ~ 
R2 CD.B> RLO <R12) 
.FINIS 
l CAPACITOR SUBCIRCUIT 
:r 1'105 CAPACITOR 
,SUBCKT C3T CA,B,C> (C • 10PF> 
Ct CA,8) <C) 
D1 CC,B) D£ (CS80+3000ISQRT(C11E-11ll1t08tt 
D2 <C,B> OS C(36+1501SQRTCC11E-11>>t<22+150tSQRT<C11E-11>>11001e> 
.l'IOD RLI1~ R TC1 1610. TC2 7,1 SCALE 1,00 TO 25.e 
+ ~ 
+~SUN JUN 2~ 15:01:12 198~ 
l UERSION 
.MOD RL118 R TC1 1610. Tea 7.1 SCALE 1.ee TO 25.0 
+ ~ 
+%SUN JUN 2~ 15t07t13 198~ 
t VERSION 
.MOD RLI22 R TC1 1610. TC2 7.1 SCALE 1.00 TO 25.0 





,MOD RLX R' TC1 1771. TC2 1.1 SCALE 1,08 TO 25.0 
+ ' 
+~SUN JUH 2 .. 1~:~6:58 198~ 
t VERSION 
·"OD RLX10 R TC1 1771, TC2 1.1 SCALE 1.00 ro 25.e 
+ " +~SUN JUN 24 1 .. :46:SQ 198~ 
t VERSION 
.~OD RLX1'1 R TC1 1771. TC2 1.1 SCALE 1.00 TO 25,0 
+ " +%SUN JUN 2'1 1 ... t .. 6t59 198~ 
t VERSION 
.Jl100 RLX18 R TC1 1771. TC2 1,1 SCALE 1.00 TO 25.e 
t % 
+%SUN JUN 2~ 1'1: .. 7:00 198 .. 
t VERSION , 
.MOD RLX22 R TCl 1771. TC2 1.1 SCALf 1.00 TO 25,0 
+ " + t SUN JUN 2 .. 1'1t .. 710t 198~ 
i:tt 
f VERSION 
.USE 1 RDLIB:CJIIOD,CBICL.RE~ITPJNO~.DAT' 
, •• 
,,.,OD RLE R 
+ " t, SUN JUN 2-1 
* VERSION 
.1'100 RLE10 R 
t % 
t "SUN JUN 2~ 
t VERSION 
.P10D RLE1~ R 
+ " +"SUN JUN 2" 
l VERSION 
.MOD RLE18 R 
+ " t % SUN JUN 2~ 
l VERSION 
,l'tOD RLE22 R 
+ " +"SUH JUN 2~ 
TC1 1800 TC2 e SCALE 1.ee TO 25.0 
t-4:S61'43 198~ 
TCt 1800 TC2 8 ~ALE 1.ee TO 25.0 
TCt 1809 TC2 8 SCALE 1.ee TO 2S.e 
TC1 1800 TC2 8 SCALE 1.ee TO 25.e 
1-41561-45 1984 

















+ ' +~SUN JUN 2• 13:57:39 198~ 
t 
.~OD PLt0eN PNP RBX se.e RBI e. 
+ BF 178.7 C2 33.se~ HE 1.esg• 
+ BR 10.36 c~ e.ee Ne 2.00ee 
+ CJE . •00Pr re e. se .,,, r.E e. 2s0 
+ cJc .660PF Pc e.se ~c e.~ee 
+ CJS 1.50PF PS 0,55 NS 0.330 
+ IS 1,249E-16 EA 1.206 DEA e.ege 
+ tss 1.661(-15 ISC 1.0E-15 IKS 2.167" 
.. ~ 



















.~OD SLPCAP PNP ~ ~ODEL OF E"ITP-BASEN CAPACITOR 
+ % NOP1INAL VALUE DCG J-23-83 
+ BF 0.2S C2 0.0 NE 2.0 IK 1.0 
+ BR 1.0 c~ e.~ NC 2.0 I~R 1,0 
• CJE 1.0P~ PE 0.5 ~E 0,28 BE 0,1 
+ CJC 0.26PF PC 0.5 MC 0.3 BC 8,1 
+ IS ~.0E-16 (A 1.286 DEA 0.09 T0 25.9 
+~SUH JUN 2~ 131)9:5~ 198~ 






.~OD RLB R TC1 1670. TC2 7,1 SCALE 1.ee TO 25.e 
+ ' 
+%SUN JUN 2~ 1'4?171~'4 198-4 
l VERSION 
.MOD RLB10 ~ TCt 167A. TC2 7.1 SCALE 1.00 TO 25.0 
+ X ,.-, 
+ t SUN JU~ 24 1'4:17:~-4 198~ 
J VERSION I/ 
.~OD RLB1~ R TC1 1670. TC2 7.1 SCALE 1,80 TO 25.0 
+ ' . +~SUN JU 2~ 1~:17i~5 198 .. 
t VERSION -., 
.~OD RLB18 ,)R TC1 1670. TC2 7.t SCALE 1.80 TO 25.0 
+ 1' +, SUN JUN 2~ 1~:17:~6 198'4 
t VERSION 
·"OD RLB22 R TC1 1670. TC2 7.1 SCALE t.80 TO 25.0 





, P'IOD Rt I R TC1 1610. TC2 7.1 
+ % ' 
+ , SUN JUN 2-4 15107111 198'4 
l VERSION 
·"OD RLI18 R TC1 1610, TC2 7.1 
+ ~ 
+ X SUN JUN 2'4 15107112 198• 
' 
VERSION 
SCALE 1.00 TO 25.9 
SCALE 1.ee TO 25.0 
/ 
\ 











·"OD RLTAN R, CBICL RTAN NO" 8-9-85 + TCl•-208 TC~-e SCAlC• 1.e T0•2S.e +\THUR JUN 19 11st8t2S 1986 tti 
I VERSION . 
• USE 1 RDLIB1C"'OD.CBICt.ENPHJNOM.DAT' 
ttt 
ttt 
.USE 1 RDLIB1["0D.CBICL.RBOT~ETJNO~.DAT 1 
tit 
,NOD Rtior Rt CBICL RBOTl'fET NON 1&-29-85 + TC1 2360 SCALE 1.00 TO 2S,8 





The fot\o~ing ~odel 1~ fro• HCA.DAT 
,MOEL NU3301'A 
<FOLD>01 NEB ( RBX • 2,319E+91 RBI• 2,778E+01 RCX • 1,190(+ 
+ RE • 
+ 11 • 
+ UBO • 
+ l'IE 't 
+ NC • 
+ CJC ; 
+ EA • 
+ ALC1 • 
+ ALE1 • 
+ AF"N • 
+ UJCO• 
+ IKP • 
+ CJCP• 
t TRCI• 
1,333Et00 RCI • 1,163E+02 PBIP• 2,97SE+02 IS • 1.~65E-l6 9.768E-19 I2 • 6,082E-17 NE • 1.999£+00 I( • 7.l97E-03 2,073[+00 TFO • 2.2~0(-11 CJE • 2,336E-13 PE • 9.~8SE-01 5,500E-01 BE • 1.000E-01 13 • 2,118E-23 I~ • 2.~!7£-20 1,6S3E+00 lKR ~ 1.000E+86 VAO • 9.~08E+ee TRO • 2.2~0E-11 1.889E-13 PC • ~.989E-01 ~c • 3,699E-81 BC • 1.e00E-01 1.206E+00 DEA• 8,000E-02 TO • 2.588E+01 VBDC• 0. 2,000E+00 ALC2• 0, ALTC• 7,500E-01 VBOE• 0. 2,000[+00 ALE2· 0. ALT£• ?.500E-01 KFN • 0. 1,000E•00 BF"N • J.000£+00 NID • 1,519E-11 OCO • 5.Z33E-1~ 2,726(+00 I1P • t2.1"18E-17 I2P • 2,919E-t'4 HEP• 1.,53£+00 8,219E-05 CJEP• 1.889£-13 ISP• 1.63~E-17 I3P a 1.eeeE-16 
~.881E-1J PS • 5,2'4'4E-01 "s • 5.500E-01 BS • 1.e00E-01 2,000Et00 TVCO• 1,680E+00> 
t t l The { o l l ow l ri g "ode' l 1 ~ r r o III HG A". 0 AT 
.P'!ODEL PU330PA PEB < RBX • 9.583E+ee RBI• 1,111[+01 RCX • ~.700E+ {FOLD>0t 
+ RE I 
+ 11 • 
+ UBO • 
+ f'IE • 
+ NC • 
• ' IC •. 
• f H • 
.. Ml t: • 
~ t• Lt l • 
+ ~J N • 
+ l 1JCC'• 
+ l~P • 
t CJCP,,,. 















1.63~E+8e l(R • 1.ee0E+86 VAO • ~.e.82£+08 TRO • 





















LA200 UHF Linear Array 
DESIGN-PARAMETERS 
NPS de Parameters (TA .. 25°C unless otherwise specified) 
Symbol I '1easurement Condition I Min ' Typ Max i l' nil ' I 
' ! 
hrc IC ::11 2.5 mA, V CE • 3 V 80 150 300 
-
VA (early voltage) IB == 10 µ.A, VCE a -12, -2 V 20 30 I 40 V 
VcE (sat) le ,. 3 mA, IB a 300 µ.A 
.135 .165 I .195 V I 
I,-, 
0 VBE IE a 1 mA, YCE • 3 V .760 .n5 ' .780 V 
BVCEO IC :a l µA 12 20 25 V 
' 
BVEBO IE ,. I µA 4.8 5.0 ' 5.5 I .J' V 




ICEO YcE :a 5 V, Is • 0 
- I ~l 5 nA 
-,-
I 





P~P de Parameters (TA • 25°C unless otherwise specified) 
S;-mbol I Measunment. Condition I Min I Typ Max.·. i Unit I I I l 
hfe le • 2.5 mA, YCE ,. 3 V 35 I 55 ; 80 I -
I VA (early voltage) IB • 10 µ.A, Va a 12, .2 V 10 ! 14 20 V 
VCE (sat) le .. 
-J mA. IB • -300 µ.A JOO I 
' 
.350 .400 V 
VBE IE • I mA, Va :a -3 V .765 I .780 .800 I V I I 
BVCEO IC • -1 µA II I 13 16 V 
BVEBO IE • -1 µA 5.0 I S.5 ' 6.0 V 
' BVcso (collector le • -IO µA 18 22 ' 30 V 
substrate breakdown) 
ICEO YCE :a -5 V, IB 
- 0 - I ~I ' 5 nA 
ICBO Vea,. 
-5 V, IE • 0 
- I ~l 3 nA 
~, 








LA200 UHF Linear Array 
Resistor Data (TA • 2.S°C unless otherwise specified) 
Number per Module 
0 
TCR PP'1/-C Total** Standard Input Trim I Power Value (0) Toi ('7o) Type• I 
so ±20 L +1300 72 8 8 




L +1300 .562 40 40 72 I 60 
200 ±20 L +1300 36 4 4 
- I -
300 ±20 L +1300 36 4 I 4 - I -
1000 ±20 H +llOO . 36 4 4 
- I -
2000 ±20 H +1100 202 20 20 22 I -
I 




I ' I L 5000 ±20 H +llOO 12 - i - - I -I 
I I ' 6000 ±20 H +llOO 18 2 2 - I -I 
Capacitor Data 
I I I 
~umber per Module 
I I ' I I ' Trim Type Cap (pF) I Toi ('7o) To1a1•• Standard I Input Power I I ' 
Programmable MOS I to 5 · ± 15 I 20 I 2 I 2 I 2 -, .. 
I I 
.P 
I Fixed MOS 150 ±10 2 Located on Perimeter of Chip 
Component Totals 
I I ~umber per \fodule I 
' \ 
' I I I I Compol\ent Type Total** I Standard Input I Trim I Po~r I ' 
I i I I NPN 
I 133 12 12 9 8 I 
' 
PNP I 85 I 7 I 7 I 6 8 I 
' I 
I Implanted Resistors I 984 84 84 94 60 I 
' 
I 
Capacitors I 62 6 I 6 I 6 I -
Bonding Pads I 44 I - I 
I 
I - I - -
• L denotes a 50 0/sq implanted boron resistor. 
H denores a 1000 0/sq implanred boron resistor. 























COl.LECTOA CtJRAENT (A) 










COLLECTOR CURRENT (A}., 
Fi2ure 4. Collector Curnnt •s. hr, 
10-1 
I 
For additional information, coni:.ict your AT&T Account ~anager, or call: 
D AT&T Technologies, SSS Union Boulevard, I)gpt. .50AL203140. Alleniown. PA 18103 
1~00-372-2447 
Prinrtd In Uniled Slates of Amerir111 
DS36-33LBC 
.. 
' 
• 
\ 
' 
